# ACPL-352J



# 5.0 Amp Output Current IGBT and SiC/GaN MOSFET Gate Drive Optocoupler with Integrated Over Current Sensing, FAULT, GATE and UVLO Status Feedback

# **Data Sheet**

# **Description**

The ACPL-352J is a 5.0A intelligent gate drive optocoupler. The high peak output current and wide operating voltage range make it ideal for driving IGBT or SiC/GaN MOSFET directly in motor control and inverter applications.

The device features fast propagation delay with excellent timing skew performance. It provides IGBT/MOSFET with over current protection and functional safety reporting. This full-featured and easy-to-implement gate drive optocoupler comes in a compact, surface-mountable SO-16 package. It provides reinforced insulation certified for safety regulatory IEC/EN/DIN, UL and CSA.

#### **CAUTION**

It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. The components featured in this data sheet are not to be used in military or aerospace applications or environments.


#### **Features**

- 5.0 A maximum peak output current
- 4.5 A minimum peak output current
- 150 ns maximum propagation delay
- Dual output drive to control turning on and off time
- Over current detection with configurable "Soft" shutdown
- Functional Safety Reporting
  - Over current FAULT feedback
  - IGBT/MOSFET GATE status feedback
  - UVLO status feedback
- Under Voltage Lock-Out (UVLO) with Hysteresis
- 50 kV/μs Minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 1500 V
- 15V to 30V wide operating V<sub>DD2</sub> range
- –40°C to 105°C industrial temperature range
- 8.3mm creepage and clearance
- Safety approval:
  - UL Recognized 5000 V<sub>RMS</sub> for 1min.
  - CSA
  - IEC/EN/DIN EN 60747-5-5  $V_{IORM} = 1414 V_{PEAK}$


# **Applications**

- IGBT and SiC/GaN MOSFET gate drive
- Industrial drives and inverters
- Renewable energy inverters
- Switching power supplies

# **Functional Diagram**



# **Pin Description**



Pin	Symbol	Description
1	V <sub>SS1</sub>	Input ground
2	UVLO	V <sub>DD2</sub> under voltage lock out feedback
3	FAULT	Over current fault feedback
4	GFAULT	IGBT/MOSFET Gate status feedback
5	V <sub>DD1</sub>	Input power supply
6	CATHODE	Input LED cathode
7	ANODE	Input LED anode
8	CATHODE	Input LED Cathode
9	V <sub>S</sub>	Common (IGBT emitter or MOSFET source) output supply voltage.
10	V <sub>OUTN</sub>	Driver output to turn off IGBT or MOSFET Gate
11	V <sub>OUTP</sub> /CLAMP	Driver output to turn on IGBT or MOSFET Gate/Miller Clamp
12	V <sub>DD2</sub>	Positive output power supply
13	SS	Soft shutdown
14	OC	Over current input pin. When the voltage on OC pin exceeds an internal reference voltage of 9 V while the IGBT/MOSFET is on, FAULT output is changed from logic high to low state.
15	(LED <sub>2</sub> )NC	No connection
16	V <sub>SS2</sub>	Negative output power supply

# **Ordering Information**

ACPL-352J is UL Recognized with 5000 Vrms for 1 minute per UL1577.

Part Number	Option	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity	
Turchamber	<b>RoHS Compliant</b>		Juliace Mount	Tupe a neer	EC/EN/DIN EN OU/4/ 3 3	Quantity	
ACPL-352J	-000E	SO-16	X		Х	45 per tube	
	-500E		Х	Х	Х	850 per reel	


To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example:

ACPL-352J-500E to order product of SO-16 Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

# **ACPL-352J 16-Lead Surface Mount Package**



Note: Initial and continued variation in color of the white mold compound is normal and does not affect performance or reliability of the device

# **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non- Halide Flux should be used.

# **Regulatory Information**

The ACPL-352J is approved by the following organizations.

IEC/EN/DIN EN 60747-5-5	Maximum working insulation voltage $V_{IORM} = 1414V_{PEAK}$
UL	Approval under UL 1577, component recognition program up to $V_{ISO} = 5000 _{VRMS}$ . File E55361.
CSA	Approval under CSA Component Acceptance Notice #5, File CA 88324.

# **Table 1. IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (see Note)**

**NOTE** Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECCO0802.

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/39, Table 1			
for rated mains voltage $\leq$ 150 $V_{rms}$		I - IV	
for rated mains voltage $\leq$ 300 $V_{rms}$		I - IV	
for rated mains voltage $\leq$ 600 $V_{rms}$		I - IV	
for rated mains voltage $\leq$ 1000 $V_{rms}$		1 - 111	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	1414	V <sub>PEAK</sub>
Input to Output Test Voltage, Method b <sup>a</sup>	$V_{PR}$	2652	V <sub>PEAK</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with $t_m = 1$ sec, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	2262	V <sub>PEAK</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m = 10$ sec, Partial discharge $< 5$ pC			
Highest Allowable Overvoltage (Transient Overvoltage tini = 60 sec)	V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
Safety-limiting values - maximum values allowed in the event of a failure.			
Case Temperature	T <sub>S</sub>	175	°C
Input Current	I <sub>S, INPUT</sub>	400	mA
Output Power	P <sub>S, OUTPUT</sub>	1200	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	R <sub>S</sub>	>10 <sup>9</sup>	Ω

a. Refer to IEC/EN/DIN EN 60747-5-5 Optoisolator Safety Standard section of the Avago Regulatory Guide to Isolation Circuits, AV02-2041EN, for a detailed description of Method a and Method b partial discharge test profiles.

# **Table 2. Insulation and Safety Related Specifications**

Parameter	Symbol	ACPL-352J	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	8.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	8.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.5	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	СТІ	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

# NOTE All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered (the recommended Land Pattern does not necessarily meet the minimum creepage of the device). There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

# **Table 3. Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Note
Storage Temperature	T <sub>S</sub>	-55	125	°C	
Operating Temperature	T <sub>A</sub>	-40	105	°C	
Output IC Junction Temperature	T <sub>J</sub>		125	°C	
Average Input Current	I <sub>F(AVG)</sub>		25	mA	a
Peak Transient Input Current (<1 μs pulse width, 300pps)	I <sub>F(TRAN)</sub>		1.0	A	
Reverse Input Voltage	V <sub>R</sub>		5	V	
"High" Peak Output Current	I <sub>OH(PEAK)</sub>		5	A	b
"Low" Peak Output Current	I <sub>OL(PEAK)</sub>		5	A	b
Positive Input Supply Voltage	V <sub>DD1</sub>	0	7	V	
FAULT Output Current	I <sub>FAULT</sub>		8	mA	
FAULT Pin Voltage	V <sub>FAULT</sub>	-0.5	V <sub>DD1</sub>	V	
Total Output Supply Voltage	(V <sub>DD2</sub> – V <sub>SS2</sub> )	-0.5	35	V	
Negative Output Supply Voltage	(V <sub>S</sub> – V <sub>SS2</sub> )	-0.5	17	V	
Positive Output Supply Voltage	$(V_{DD2} - V_S)$	-0.5	35 – (V <sub>S</sub> – V <sub>SS2</sub> )	V	
Input Current (Rise/Fall Time)	$t_{r(IN)}/t_{f(IN)}$		500	ns	
High Side Pull Up Voltage	V <sub>OUTP</sub>	V <sub>SS2</sub> – 0.5	V <sub>DD2</sub> + 0.5	V	
Low Side Pull Down Voltage	V <sub>OUTN</sub>	V <sub>SS2</sub> -0.5	V <sub>DD2</sub> + 0.5	V	
Over Current Pin Voltage	V <sub>OC</sub>	V <sub>S</sub> – 0.5	V <sub>DD2</sub> + 0.5	V	
Peak Clamp Sinking Current	I <sub>CLAMP</sub>		3	A	b
Miller Clamp Pin Voltage	$V_{CLAMP}$	V <sub>SS2</sub> – 0.5	V <sub>DD2</sub> + 0.5	V	
Output IC Power Dissipation	P <sub>O</sub>		600	mW	С
Input LED Power Dissipation	P <sub>I</sub>		110	mW	d

a. Derate linearly above 70°C free-air temperature at a rate of 0.3 mA/°C.

b. Maximum pulse width = 10µs. The output must be limited to -5.0 A/5.0 A of peak current by external resistors. See supply and ground planes layout and loading conditions section in the applications notes at the end of this data sheet to prevent output noise at 5A rated current.

c. Derate linearly above 95°C free-air temperature at a rate of 20 mW/°C.

d. Derate linearly above 95°C free-air temperature at a rate of 3.7 mW/°C. The maximum LED junction temperature should not exceed 125°C.

# **Table 4. Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Operating Temperature	T <sub>A</sub>	-40	105	°C	
Positive Input supply voltage	V <sub>DD1</sub>	4.5	5.5	V	
Total Output Supply Voltage	(V <sub>DD2</sub> –V <sub>SS2</sub> )	15	30	V	
Negative Output Supply Voltage	(V <sub>S</sub> – V <sub>SS2</sub> )	0	15	V	
Positive Output Supply Voltage	$(V_{DD2} - V_S)$	15	30 – (V <sub>S</sub> – V <sub>SS2</sub> )	V	
Input Current (ON)	I <sub>F(ON)</sub>	8	12	mA	
Input Voltage (OFF)	V <sub>F(OFF)</sub>	-3.6	0.8	V	

# **Table 5. Electrical Specifications (DC)**

All typical values at  $T_A = 25$ °C,  $V_{DD1} = 5$ V,  $V_{DD2} - V_S = 15$  V,  $V_S - V_{SS2} = 15$  V; All minimum and maximum specifications are at recommended operating conditions, unless otherwise noted.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
V <sub>OUTP</sub> High Level Peak Output Current	I <sub>OH</sub>	-4.5	9.0		A	V <sub>DD2</sub> – V <sub>OUTP</sub> =15V	3	a
V <sub>OUTN</sub> Low Level Peak Output Current	I <sub>OL</sub>	4.5	7.0		A	$V_{OUTN} - V_{SS2} = 15V$	4	a
V <sub>OUTP</sub> Output PMOS R <sub>DS(ON)</sub>	R <sub>OUTP</sub>	0.4	0.7	1.5	Ω	$I_{OP} = -4.5 \text{ A, IF} = 8\text{mA}$	5	a
V <sub>OUTN</sub> Output NMOS R <sub>DS(ON)</sub>	R <sub>OUTN</sub>	0.3	0.6	1.2	Ω	I <sub>ON</sub> = 4.5 A, VF = 0V	6	a
V <sub>OUTP</sub> Output Voltage	V <sub>OH</sub>	V <sub>DD2</sub> - 0.60	V <sub>DD2</sub> – 0.06		V	$I_{OP} = -100 \text{mA},$ $I_F = 8 \text{mA}$	1	b, c
V <sub>OUTN</sub> Output Voltage	V <sub>OL</sub>		V <sub>SS2</sub> + 0.04	V <sub>SS2</sub> + 0.60	V	$I_{ON} = 100 \text{mA}, V_F = 0 \text{V}$	2	
Clamp Threshold Voltage	V <sub>TH_CLAMP</sub>		2	3	V			
Clamp Low Level Sinking Current	I <sub>CLAMP</sub>	2	2.5		А	$V_{CLAMP} = V_{SS2} + 2.5V$	7	
Clamp Output Transistor R <sub>DS(ON)</sub>	R <sub>DS,CLAMP</sub>		0.9	2	Ω	$I_{CLAMP} = 2.5A$		
SS Pull Down Current	I <sub>OSS</sub>	70	140		mA	$SS - V_{SS2} \ge 15V$ , $I_F = 8mA$ , $OC = Open$	8	
SS R <sub>DSON</sub>	R <sub>OUTSS</sub>		16	40	Ω	$I_{SS} = 70$ mA, $I_F = 8$ mA, OC = Open		
High Level Output Supply Current (V <sub>DD2</sub> )	I <sub>DD2H</sub>		5.7	7.5	mA	I <sub>F</sub> = 8 mA, No Load	9	
Low Level Output Supply Current (V <sub>DD2</sub> )	I <sub>DD2L</sub>		4.8	6.5	mA	V <sub>F</sub> = 0 V, No Load	9	
High Level Output Supply Current (V <sub>SS2</sub> )	I <sub>SS2H</sub>	-2.2	-1.7		mA	I <sub>F</sub> = 8 mA, No Load	10	
Low Level Output Supply Current (V <sub>SS2</sub> )	I <sub>SS2L</sub>	-1.2	-0.8		mA	$V_F = 0 V$ , No Load,	10	
Input Threshold Current Low to High	I <sub>FLH</sub>	0.5	2	6.5	mA		11, 12	

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input Threshold Voltage High to Low	$V_{FHL}$	0.8			V			
Input Forward Voltage	V <sub>F</sub>	1.2	1.55	1.95	V	$I_F = 8 \text{ mA}$		
Temperature Coefficient of Input Forward Voltage	$\Delta V_F/\Delta T_A$		-1.7		mV/°C	I <sub>F</sub> = 8 mA		
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5			V	$I_R = 100 \mu A$		
Input Capacitance	C <sub>IN</sub>		70		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$		
UVLO Threshold, V <sub>DD2</sub> -V <sub>S</sub>	V <sub>UVLO+</sub>	12	12.9	13.5	V	$I_F = 8mA,$ $V_{OUTP} - V_E > 5 V$		b,c,d
	V <sub>UVLO-</sub>	11	11.8	12.5	V	$I_F = 8 \text{ mA},$ $V_{OUTP} - V_E < 5 \text{ V}$		b, c, e
UVLO Hysteresis, V <sub>DD2</sub> -V <sub>S</sub>	V <sub>UVLO+</sub> – V <sub>UVLO-</sub>	0.5	1		V			
OC Sensing Voltage Threshold	V <sub>OC</sub>	8.5	9	9.5	V	$V_{DD2} - V_S > V_{UVLO+}$	13	С
Blanking Capacitor Charging Current	I <sub>CHG</sub>	0.85	1	1.15	mA	V <sub>OC</sub> = 2 V	14	c <sub>,</sub> f
OC Low Voltage when Blanking Capacitor Discharge	V <sub>DSCHG</sub>		1.1	2	V	I <sub>DSCHG</sub> = 50mA		c, f
Input Supply Current (V <sub>DD1</sub> )	I <sub>DD1</sub>		1.6	2.5	mA		15	
FAULT Logic Low Output Current	I <sub>FAULTL</sub>	4	9.2		mA	$V_{FAULT} = 0.4 \text{ V}$ , $V_{DD1} = 5 \text{ V}$		
FAULT Logic High Output Current	I <sub>FAULTH</sub>			20	μΑ	$V_{FAULT} = V_{DD1} = 5 V$		
UVLO Logic Low Output Current	I <sub>UVLOL</sub>	4	9.2		mA	$V_{UVLO} = 0.4 \text{ V},$ $V_{DD1} = 5 \text{ V}$		
UVLO Logic High Output Current	I <sub>UVLOH</sub>			20	μΑ	$V_{\text{UVLO}} = V_{\text{DD1}} = 5 \text{ V}$		
V <sub>OUTN</sub> GFAULT Sense Threshold Voltage	V <sub>GFAULTN</sub>		V <sub>DD2</sub> – 2		V			
V <sub>OUTP</sub> GFAULT Sense Threshold Voltage	V <sub>GFAULTP</sub>		V <sub>SS2</sub> + 2		V			
GFAULT Logic Low Output Current	I <sub>GFAULTL</sub>	4	9.2		mA	$V_{GFAULT} = 0.4 \text{ V}.$ $V_{DD1} = 5 \text{ V}$		
GFAULT Logic High Output Current	I <sub>GFAULTH</sub>			20	μΑ	$V_{GFAULT} = V_{DD1} = 5 \text{ V}$		

- a. Output is sourced at -4.5 A /4.5 A with a maximum pulse width = 10  $\mu$ s
- b. 15 V is the recommended minimum operating positive supply voltage (V<sub>DD2</sub> V<sub>S</sub>) to ensure adequate margin in excess of the maximum V<sub>UVLO+</sub> threshold of 13.5 V. For High Level Output Voltage testing, V<sub>OUTP</sub> is measured with a 50 μs pulse load current. When driving capacitive loads, V<sub>OUTP</sub> will approach V<sub>DD2</sub> as I<sub>OUTP</sub> approaches zero units.
- c. Once the system is out of UVLO  $(V_{DD2}-V_S > V_{UVLO+})$ , the OC detection feature of the ACPL-352J will be the primary source of IGBT/MOSFET protection. UVLO needs to be unlocked to ensure OC is functional. Once  $V_{DD2}$  exceeds  $V_{UVLO+}$  threshold, OC will remain functional until  $V_{DD2}$  is below VUVLO- threshold. The OC detection and UVLO features of the ACPL-352J work in conjunction to ensure constant IGBT/MOSFET protection.
- d. This is the "increasing" (i.e., turn-on or "positive going" direction) of  $V_{DD2} V_S$ .
- e. This is the "decreasing" (i.e. turn-off or "negative going" direction) of V<sub>DD2</sub> V<sub>S</sub>.
- f. See the over current fault detection blanking time section in the applications notes at the end of this data sheet for further details.

# **Table 6. Switching Specifications (AC)**

All typical values at  $T_A = 25$ °C,  $V_{DD1} = 5V$ ,  $V_{DD2} - V_S = 15$  V,  $V_S - V_{SS2} = 15$  V; All minimum and maximum specifications are at recommended operating conditions, unless otherwise noted.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High V <sub>OUTP</sub> Output Level	t <sub>PLH</sub>	40	100	150	ns	$R_{GP} = 5\Omega$ , $R_{GN} = 5\Omega$ , $C_{G} = 5$ nF, $f = 20$ kHz,	16, 17, 22	a
Propagation Delay Time to Low V <sub>OUTN</sub> Output Level	t <sub>PHL</sub>	40	90	150	ns	Duty Cycle = 50% I <sub>F</sub> = 8 mA		b
Pulse Width Distortion	PWD	-50	10	50	ns	]		С
Propagation Delay Difference Between Any Two Parts	PDD ( t <sub>PLH</sub> - t <sub>PHL</sub> )	-75		75	ns			d
Propagation Delay Skew	t <sub>PSK</sub>			60	ns	_		е
10% to 90% Rise Time on V <sub>OUTP</sub>	t <sub>R</sub>		37		ns	$R_{GP} = 5\Omega$ , $R_{GN} = 5\Omega$ ,		
90% to 10% Fall Time on V <sub>OUTN</sub>	t <sub>F</sub>		30		ns	$C_G = 2nF$ , $f = 20 \text{ kHz}$ , Duty Cycle = 50%, $I_F = 8\text{mA}$ .		
OC Blanking Time	t <sub>OC(BLANKING)</sub>		0.75	1	μs	$R_{GP} = 5\Omega$ , $R_{GN} = 5\Omega$ ,	21	f
OC Detection to 90% V <sub>GATE</sub> Delay	t <sub>OC(90%)</sub>		0.13		μs	$C_G = 5 \text{ nF, f} = 100 \text{ Hz,}$ Duty Cycle = 50%,	21	g
OC Detection to V <sub>GATE</sub> =2V Delay	t <sub>OC(2V)</sub>		2.5		μs	$I_F = 8 \text{ mA}, R_{SS} = 133\Omega,$	21	h
OC Detection to OC Pull Low Propagation Delay	t <sub>OC(LOW)</sub>		0.25		μs	$-C_F = 330 \text{ pF, } R_F = 10 \text{ k}\Omega$	21	i
OC Detection to SS Pull Low Propagation Delay	t <sub>SS(LOW)</sub>		0.15	0.8	μs	1	18,21	j
OC Detection to Low Level FAULT Signal Delay	t <sub>OC(FAULT)</sub>		1.7	3	μs		21	k
Output Mute Time due to Over Current	t <sub>OC(MUTE)</sub>	2	3	4	ms		19, 21	I
Time Input Kept Low Before Fault Reset to High	t <sub>OC(RESET)</sub>	2	3	4	ms	$C_F = 330 \text{ pF, } R_F = 10 \text{ k}\Omega$	19, 21	m
V <sub>DD2</sub> to UVLO High Delay	t <sub>PLH_UVLO</sub>		15	22	μs	$C_U = 330 \text{ pF,}$ $R_U = 10 \text{ k}\Omega$	23	n
V <sub>DD2</sub> to UVLO Low Delay	t <sub>PHL_UVLO</sub>		13	30	μs	$C_U = 330 \text{ pF,}$ $R_U = 10 \text{ k}\Omega$	23	0
V <sub>DD2</sub> UVLO to V <sub>OUTP</sub> High Delay	t <sub>UVLO_ON</sub>		3		μs		23	р
V <sub>DD2</sub> UVLO to V <sub>OUTN</sub> Low Delay	t <sub>UVLO_OFF</sub>		1.5		μs		23	q
Delay Time to V <sub>GATE</sub> Status Check	t <sub>GFAULT</sub>	7.5	9.5	13	μs		24	r
V <sub>GATE</sub> Status Check to Low Level GFAULT Signal Delay	<sup>t</sup> GFAULT(10%)		13.5	17	μs	$C_{GF} = 330 \text{ pF},$ $R_{GF} = 10 \text{ k}\Omega$	24	S

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input Logic Change to High Level GFAULT Signal Delay	t <sub>GFAULT</sub> (90%)		16	25	μs	$C_{GF} = 330 \text{ pF},$ $R_{GF} = 10 \text{ k}\Omega$	24	t
Output High Level Common Mode Transient Immunity	CM <sub>H</sub>	50			kV/μs	$\begin{split} &T_{A}=25^{\circ}\text{C},\\ &V_{CM}=2000\text{ V},\\ &V_{DD1}=5\text{ V}, C_{F}=330\text{ pF},\\ &R_{F}=10\text{ k}\Omega, I_{F}=8\text{ mA} \end{split}$		u, v
Output Low Level Common Mode Transient Immunity	CM <sub>L</sub>	50			kV/μs	$\begin{split} &T_{A}=25^{\circ}\text{C,}\\ &V_{CM}=2000\text{ V,}\\ &V_{DD1}=5\text{ V, C}_{F}=330\text{ pF,}\\ &R_{F}=10\text{ k}\Omega, V_{F}=0\text{ V} \end{split}$		v,w

- a.  $t_{PLH}$  is defined as propagation delay from 50% of LED input  $I_F$ , to 50% of  $V_{OUTP}$  high level output.
- b.  $t_{PHL}$  is defined as propagation delay from 50% of LED input  $I_F$ , to 50% of  $V_{OUTN}$  low level output.
- c. Pulse Width Distortion (PWD) is defined as |t<sub>PHL</sub>-t<sub>PLH</sub>| for any given unit.
- $d. \quad \text{Propagation Delay Difference (PDD) is the difference between } t_{PHL} \text{ and } t_{PLH} \text{ between any two units under the same test condition.}$
- e. Propagation Delay Skew (t<sub>PSK</sub>) is the difference in t<sub>PH</sub>L or t<sub>PLH</sub> between any two units under the same test condition.
- f. The internal delay time to respond to an OC fault condition without any external blanking capacitor.
- g. The amount of time from when OC threshold is exceeded to 90% of V<sub>GATE</sub> at mentioned test conditions.
- h. The amount of time from when OC threshold is exceeded to V<sub>GATE</sub> at 2 V at mentioned test conditions.
- i. The amount of time from when OC threshold is exceeded to 10% of OC low voltage.
- j. The amount of time from when OC threshold is exceeded to 10% of SS(Soft Shut) low voltage.
- k. The amount of time from when OC threshold is exceeded to FAULT output low.
- I. The amount of time when OC threshold is exceeded, output is muted to LED input.
- m. The amount of time when OC mute time is expired, LED input must be kept low for FAULT status to return to High.
- n. The delay time when  $V_{DD2}$  exceeds UVLO+ threshold to UVLO high 50% of UVLO positive-going edge.
- o. The delay time when V  $_{
  m DD2}$  exceeds UVLO- threshold to UVLO low 50% of UVLO negative-going edge
- p. The delay time when V  $_{\rm DD2}$  exceeds UVLO+ threshold to 50% of V $_{\rm OUTP}$  high level output.
- q. The delay time when V  $_{\rm DD2}$  exceeds UVLO- threshold to 50% of V  $_{\rm OUTN}$  low level output.
- r. The delay to allow sufficient time for the gate to charge or discharge to its final level before checking gate voltage corresponds to LED input logic.
- s. The delay time when gate voltage does not correspond to LED input logic to GFAULT output low.
- t. The delay time when GFAULT returns to high after LED input logic change or gate voltage crosses the intended level threshold.
- u. Common mode transient immunity in the high state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in the high state (i.e.,  $V_{DD2} V_{OUTP} < 1.0 \text{ V}$  or FAULT > 2V).  $V_{DD2}$  must be higher than  $V_{UVLO+}$ .
- v. Split resistor network in the ratio 3:1 with 324 $\Omega$  at the anode and 107 $\Omega$  at the cathode.
- w. Common mode transient immunity in the low state is the maximum tolerable  $dV_{CM}/dt$  of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a low state (i.e.,  $V_{OUTN} V_{SS2} < 1.0 \text{ V}$  or FAULT > 2 V).  $V_{DD2}$  must be higher than  $V_{UVLO+}$ .

# **Table 7. Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage	V <sub>ISO</sub>	5000			V <sub>rms</sub>	RH < 50%, t = 1 min., T <sub>A</sub> = 25°C		a,b,c
Input-Output Resistance	R <sub>I-O</sub>		> 10 <sup>9</sup>		Ω	V <sub>I-O</sub> = 500 V		С
Input-Output Capacitance	C <sub>I-O</sub>		1.3		pF	freq = 1 MHz		
Thermal Coefficient Between					•	•		d
LED and Input IC	A <sub>EI</sub>		35.4		°C/W			
LED and Output IC	A <sub>EO</sub>		33.1		°C/W			
Input IC and Output IC	A <sub>IO</sub>		25.6		°C/W			
LED and Ambient	A <sub>EA</sub>		176.1		°C/W			
Input IC and Ambient	A <sub>IA</sub>		92		°C/W			
Output IC and Ambient	A <sub>OA</sub>		76.7		°C/W			

a. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second. This test is performed before the 100% production test for partial discharge (method b) shown in IEC/EN/DIN EN 60747-5-5 Insulation Characteristic Table, if applicable.

b. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table.

c. Device considered a two-terminal device: Pins 1 to 8 are shorted together and pins 9 to 16 are shorted together.

d. For further details, see the thermal calculation section in the application notes.

Figure 1 V<sub>OH</sub> vs. Temperature




Figure 2 V<sub>OL</sub> vs. Temperature




Figure 3 I<sub>OH</sub> vs. V<sub>OH</sub>




Figure 4 I<sub>OL</sub> vs. V<sub>OL</sub>




Figure 5 R<sub>OUTP</sub> vs. Temperature




Figure 6 R<sub>OUTN</sub> vs. Temperature




Figure 7  $I_{CLAMP}$  vs. Temperature




Figure 8 I<sub>OSS</sub> vs. V<sub>OSS</sub>




Figure 9 I<sub>DD2H</sub>/I<sub>DD2L</sub> vs. Temperature




Figure 10  $I_{SS2H}/I_{SS2L}$  vs. Temperature




Figure 11  $V_{OUTP}/V_{OUTN}$  vs.  $I_{FLH}$ 




Figure 12  $I_{FLH}$  vs. Temperature




Figure 13 V<sub>OC</sub> vs. Temperature




Figure 14 I<sub>CHG</sub> vs. Temperature




Figure 15 I<sub>DD1</sub> vs. Temperature




Figure 16  $t_{PLH}/t_{PHL}$  vs. Temperature




Figure 17  $t_{PLH}/t_{PHL}$  vs.  $I_{F}$ 




Figure 18 t<sub>SS(LOW)</sub> vs. Temperature






Figure 19  $t_{OC(RESET)}/t_{OC(MUTE)}$  vs. Temperature



# **Applications Information**

# **Recommended Application Circuit**

Figure 20 Recommended Application Circuit for ACPL-352J



The ACPL-352J has a LED input control input and three fault reporting mechanisms: namely  $V_{DD2}$  under voltage lockout (UVLO), IGBT/MOSFET overcurrent (FAULT) and IGBT/MOSFET gate status (GFAULT). These open drain FAULT, UVLO and GFAULT outputs are connected to  $10k\Omega$  pull-up resistors and 330 pF filtering capacitors and are suitable for wired 'OR' applications. UVLO has the highest fault priority and follows by FAULT and GFAULT. The supplies ( $V_{DD1}$  and  $V_{DD2}$ ) are connected to four 1  $\mu$ F bypass decoupling capacitors to provide the large transient currents necessary during a switching transition.

The two resistors (R) connected to input LED's anode and cathode are recommended to be split ted in the ratio of 3:1. They will help to balance the common mode impedances at the LED's anode and cathode. This helps to equalize the common mode voltage changes at the anode and cathode to give high CMR performance.

The HV blocking diode,  $D_{BLOCK}$ ,  $R_{BLOCK}$  and 220 pF blanking capacitor are used to protect the OC pin and prevent false fault detection. During over current fault condition, the IGBT/MOSFET is soft shut down through the SS pin and the rate of shut down can be adjusted by  $R_{SS}$ .

The gate resistor ( $R_{GP}$  and  $R_{GN}$ ) serves to limit gate current and indirectly control the IGBT/MOSFET switching times. Schottky diode,  $D_P$  is used together with the CLAMP function to shunt parasitic IGBT/MOSFET Miller current during the off cycle.

The status of the IGBT/MOSFET gate voltage is monitored by output pins  $V_{OUTP}$  and  $V_{OUTN}$ . The GFAULT output goes low when the gate voltage does not correspond to the LED input logic.

#### **Output Control**

The secondary output stage ( $V_{OUT}$ , CLAMP, OC and SS) is controlled by the combination of  $V_{DD2}$ , LED current ( $I_F$ ) and over current (OC) conditions. Please note that  $V_{DD1}$  is used to provide power supply to the device's fault reporting mechanisms. The secondary output stage ( $V_{OUT}$ , CLAMP, OC and SS) remains operational when there is no  $V_{DD1}$  supply. The following table shows the logic truth table for these outputs. The logic level is defined by the respective threshold of each function pin.

Condition	Inputs			Secondary Outputs			Fault Reporting Outputs		
	V <sub>DD2</sub>	I <sub>F</sub>	ос	V <sub>OUTN</sub>	V <sub>OUTP</sub> /CLAMP	SS	UVLO	FAULT	GFAULT
V <sub>DD2</sub> UVLO	Low	Х	Not Active	Low	Low(CLAMP)	High-Z	Low	High	High
Over Current	High	Low	Not Active	Low	Low(CLAMP)	High-Z	High	High	High
	High	High	Active(OC)	High-Z	Low(CLAMP)	Low	High	Low	High
Normal Switching	High	Low	Not Active	Low	Low(CLAMP)	High-Z	High	High	High
	High	High	Active(no OC)	High-Z	High(V <sub>OUTP</sub> )	High-Z	High	High	High
Gate Status	High	Low	Not Active	Low	High-Z(V <sub>OUTP</sub> ) <sup>a</sup>	High-Z	High	High	Low
	High	High	Active(no OC)	High-Z <sup>b</sup>	High(V <sub>OUTP</sub> )	High-Z	High	High	Low

- a. The  $V_{OUTP}$ /CLAMP is the GFAULT sense pin and sense higher than  $V_{SS2} + 2V$  after time  $t_{GFAULT}$ .
- b. The  $V_{OUTN}$  is the GFAULT sense pin and sense lower than  $V_{DD2}$  2V after time  $t_{GFAULT}$ .

#### Introduction to Over Current (or DESAT) Detection and Protection

The power stage of a typical three phase inverter is susceptible to several types of failures, most of which are potentially destructive to the power IGBT/MOSFET. These failure modes can be grouped into four basic categories: phase and/or rail supply short circuits due to user misconnect or bad wiring, control signal failures due to noise or computational errors, overload conditions induced by the load, and component failures in the gate drive circuitry. Under any of these fault conditions, the current through the IGBT/MOSFET can increase rapidly, causing excessive power dissipation and heating. The IGBT/MOSFET becomes damaged when the current load approaches the saturation current of the device, and the collector/drain to emitter/source voltage rises above the saturation voltage level. The drastically increased power dissipation very quickly overheats the power device and destroys it. To prevent damage to the drive, fault protection must be implemented to reduce or turn-off the IGBT/MOSFET during a fault condition.


The ACPL-352J OC pin monitors the drain/source voltages of the MOSFET or the collector/emitter voltages of the IGBT. When the MOSFET goes into over current or IGBT into desaturation and these voltages exceed the predetermined threshold,  $V_{OC}$ . The ACPL-352J trigger a local fault shutdown sequence and slowly reduces the high over current to prevent damaging voltage spikes. The fault is reported to controller through the isolated feedback channel of the ACPL-352J.

During the off state (no LED input) of the IGBT, the fault detect circuitry is simply disabled to prevent false 'fault' signals.

#### **Description of Operation during Over Current Condition**

- 1. OC terminal monitors IGBTs V<sub>CE</sub> or MOSFET V<sub>DS</sub> voltage.
- When the voltage on the OC terminal exceeds 9V, the output voltages (V<sub>OUTP</sub> and V<sub>OUTN</sub>) go to Hi-Z state and the SS pull down the V<sub>GATE</sub> at a slow rate adjustable via resistor R<sub>SS</sub>.
- 3. FAULT output goes low, notifying the microcontroller of the fault condition.
- 4. Microcontroller takes appropriate action.
- 5. When t<sub>OC(MUTES)</sub> expires, LED input need to be kept low for t<sub>OC(RESET)</sub> before fault condition is cleared. FAULT status will return to high and SS output will return to Hi-Z state.
- In the event LED goes high during t<sub>OC(RESET)</sub>, the t<sub>OC(RESET)</sub> timing will reset and the LED input will need to be kept low for another t<sub>OC(RESET)</sub> before fault condition is cleared.
- 7. V<sub>GATE</sub> starts to respond to LED input after fault condition is cleared.

Figure 21 Circuit Behaviors during Over Current Event



# **OC Fault Detection Blanking Time**

The OC fault detection circuitry must remain disabled for a short time period following the turn-on of the IGBT to allow the collector voltage to fall below the OC threshold. This time period, called the total OC blanking time, is controlled by the both internal OC blanking time t<sub>OC(BLANKING)</sub> (Figure 21) and external blanking time, determined by internal charge current, the OC voltage threshold, and the external blanking capacitor.


The total blanking time is calculated in terms of internal blanking time ( $t_{OC(BLANKING)}$ ), external capacitance ( $C_{BLANK}$ ), FAULT threshold voltage ( $V_{OC}$ ), and blanking capacitor charge current ( $I_{CHG}$ ) as:

 $t_{BLANK} = t_{OC(BLANKING)} + C_{BLANK} \times V_{OC}/I_{CHG}$ 

#### **Description of Gate Driver and Miller Clamping**

The gate driver is directly controlled by the LED current. When LED current is driven high the output of ACPL-352J is capable of delivering 5A maximum sourcing current to drive the IGBT's/MOSFET's gate. While LED is switched off the gate driver can provide 5A maximum sinking current to switch the gate off fast. Additional miller clamping pull-down transistor is activated when output voltage reaches about 2V with respect to V<sub>SS2</sub> to provide low impedance path to miller current as shown in Figure 22.


Figure 22 Gate Drive Signal Behavior



#### **Description of Under Voltage Lock Out**

Insufficient gate voltage to IGBT/MOSFET can increase turn on resistance of IGBT/MOSFET, resulting a large power loss and IGBT/MOSFET damage due to high heat dissipation. ACPL-352J monitors the output power supply, V<sub>DD2</sub> constantly. When output power supply is lower than under voltage lockout (UVLO) threshold gate driver output will shut off to protect IGBT/MOSFET from low voltage bias. During power up, the UVLO feature locks the gate driver output low to prevent unwanted turn on at lower supply voltage.

Figure 23 Circuit Behaviors at Power Up and Power Down




#### **Description of Gate Status Monitoring**

The status of the IGBT/MOSFET gate voltage is monitored by output pins  $V_{OUTP}$  and  $V_{OUTN}$ . The GFAULT output goes low when the gate voltage does not correspond to the LED input logic. The status of the gate is checked after a minimum delay time  $t_{GFAULT}$  to allow sufficient time for the gate to charge or discharge to its final level. There will no check for short input pulses to prevent false GFAULT reporting since the gate will not be able to reach its intended level.

When the LED input logic is high,  $V_{OUTN}$  will be sensed to check if the gate voltage is higher than  $V_{DD2}$ -2V after  $t_{GFAULT}$  delay. GFAULT output will go low if gate voltage is lower than  $V_{DD2}$ -2V. Likewise, when the LED input logic is low,  $V_{OUTP}$  will be sensed to check if the gate voltage is lower than  $V_{SS2}$ +2V. GFAULT output will return to high upon input logic change or if the gate voltage manages to cross the threshold of  $V_{DD2}$ -2V or  $V_{SS2}$ +2V.

As  $V_{OUTP}$  and CLAMP functions share the same pin, the gate voltage will be continuously monitored by the  $V_{OUTP}$  whether it is in Hi-Z or CLAMP state when the LED input logic is low.

Figure 24 Circuit Behaviors during Gate Status Monitoring



#### Selecting the Gate Resistor (Rg)

Step 1: Calculate  $R_G$  minimum from the  $I_{O(PEAK)}$  specification. The IGBT/MOSFET and  $R_G$  in Figure 20 can be analyzed as a simple RC circuit with a voltage supplied by ACPL-352J.

$$\begin{split} R_G & \geq \frac{V_{DD2} - V_{SS2}}{I_{OPEAK}} - R_{OUTP(MIN)} \\ & = \frac{20 - (-5)V}{5A} - 0.4\Omega \\ & = 4.6\Omega \end{split} \qquad \text{or} \qquad \begin{aligned} R_G & \geq \frac{V_{DD2} - V_{SS2}}{I_{OPEAK}} - R_{OUTN(MIN)} \\ & = \frac{20 - (-5)V}{5A} - 0.3\Omega \\ & = 4.7\Omega \end{aligned}$$

The external gate resistor,  $R_G$  and internal minimum turn-on resistance,  $R_{DSON}$  will ensure the output current will not exceed the device absolute maximum rating of 5 A. In this case, we will use worst case  $R_G \ge 4.8 \Omega$ .

Step 2: Check the ACPL-352J power dissipation and increase  $R_G$  if necessary. The ACPL-352J total power dissipation ( $P_T$ ) is equal to the sum of the LED power ( $P_F$ ), input IC power ( $P_I$ ) and the output IC power ( $P_O$ ).

$$P_T = P_E + P_I + P_O$$

Assuming operation conditions of  $I_F = 8$  mA,  $R_G = 4.8 \Omega$ , Max Duty Cycle = 80%,  $Q_G = 0.5 \mu$ C, f = 150 kHz and  $T_A = 80^{\circ}$ C.

#### **Calculation of LED Power Dissipation**

$$P_E = I_F \times V_F \times Duty Cycle$$
  
= 8mA × 1.95V × 0.8 = 12.5mW

#### **Calculation of Input IC Power Dissipation**

$$P_I = I_{DD1} (Max) \times V_{DD1} (Recommended Max)$$
  
= 2.5mA × 5.5V = 13.75mW

#### **Calculation of Input IC Power Dissipation**

 $= 540.9 \text{mW} < 600 \text{ mW (P}_{O(MAX)} @ 95 \text{ °C)}$ 

$$\begin{split} &P_O = P_{O(BIAS)} + P_{O(SWITCHING)} \\ &= I_{DD2} \times (V_{DD2} - V_{SS2}) + P_{HS} + P_{LS} \\ &P_{HS} = (V_{DD2} \times Q_G \times f) \times R_{OUTP(MAX)} / (R_{OUTP(MAX)} + R_G) / 2 \\ &P_{LS} = (V_{DD2} \times Q_G \times f) \times R_{OUTN(MAX)} / (R_{OUTN(MAX)} + R_G) / 2 \\ &P_{HS} = (25V \times 0.5 \mu C \times 150 \text{ kHz}) \times 1.5 \Omega / (1.5 \Omega + 4.8 \Omega) / 2 = 192.64 mW \\ &P_{LS} = (25V \times 0.5 \mu C \times 150 \text{ kHz}) \times 1.2 \Omega / (1.2 \Omega + 4.8 \Omega) / 2 = 160.71 mW \\ &P_O = 7.5 mA \times 25 V + 192.64 mW + 160.71 mW \end{split}$$

The value of 7.5 mA for  $I_{DD2}$  in the previous equation is the maximum  $I_{CC2}$  over the entire operating temperature range.

Since  $P_O$  is less than  $P_{O(MAX)}$ ,  $Rg = 4.8\Omega$  is alright for the power dissipation.

#### **Thermal Calculation**

Application and environmental design for ACPL-352J needs to ensure that the junction temperature of the internal ICs and LED within the gate driver optocoupler do not exceed 125°C. The equations provided below are for the purposes of calculating the maximum power dissipation effect on junction temperatures.

LED Junction Temperature, 
$$T_E = (A_{EA} \times P_E) + (A_{EI} \times P_I) + (A_{EO} \times P_O) + T_A$$

$$= (176.1^{\circ}\text{C/W} \times 12.5\text{mW}) + (35.4^{\circ}\text{C/W} \times 13.75\text{mW}) + (33.1^{\circ}\text{C/W} \times 540.9\text{mW}) + 80^{\circ}\text{C}$$

$$= 100.6^{\circ}\text{C}$$
Input IC Junction Temperature,  $T_I = (A_{EI} \times P_E) + (A_{IA} \times P_I) + (A_{IO} \times P_O) + T_A$ 

$$= (35.4^{\circ}\text{C/W} \times 12.5\text{mW}) + (92^{\circ}\text{C/W} \times 13.75\text{mW}) + (25.6^{\circ}\text{C/W} \times 540.9\text{mW}) + 80^{\circ}\text{C}$$

$$= 95.6^{\circ}\text{C}$$
Output IC Junction Temperature,  $T_O = (A_{EO} \times P_E) + (A_{IO} \times P_I) + (A_{OA} \times P_O) + T_A$ 

$$= (33.1^{\circ}\text{C/W} \times 12.5\text{mW}) + (25.6^{\circ}\text{C/W} \times 13.75\text{mW}) + (76.7 \times 540.9\text{mW}) + 80^{\circ}\text{C}$$

$$= 122.2^{\circ}\text{C}$$


#### **OC (Overcurrent) Blocking Diodes and Threshold**

The D<sub>BLOCK</sub> diode's function is to conduct forward current, allowing sensing of the IGBT's V<sub>CE</sub> or MOSFET's V<sub>DS</sub> when it is "on" and to block high voltages when it is "off."

During IGBT/MOSFET switching off and towards the end of the forward conduction of the  $D_{BLOCK}$  diode, a reverse current flow for short time. This reverse recovery effect causes the diode not able to achieve its blocking capability until the mobile charge in the junction is depleted. During this time, there is commonly a very high dV/dt voltage ramp rate across the IGBT/MOSFET. This results in  $I_{CHARGE} = C_{D-BLOCK} \times dV/dt$  charging current which will charge the blanking capacitor,  $C_{BLANK}$ . In order to minimize this charging current and avoid false overcurrent triggering, it is best to use fast response diodes.

In the recommended application circuit shown in Figure 25, the voltage on pin 14 (OC) is  $V_{OC} = V_F + V_{CE}$ , (where  $V_F$  is the forward ON voltage of  $D_{BLOCK}$  and  $V_{CE}$  is for example, the IGBT collector-to-emitter voltage). The value of  $V_{OC,FAULT(TH)}$  which triggers OC to signal a FAULT condition is nominally  $9V - V_F$ . If desired, this threshold voltage can be decreased by using multiple  $D_{BLOCK}$  diodes or low voltage zener diode in series. If n is the number of  $D_{BLOCK}$  diodes, the nominal threshold value becomes  $V_{OC,FAULT(TH)} = 9 \ V - n \times V_F$ . If a Zener diode is used, the nominal threshold value becomes  $V_{OC,FAULT(TH)} = 7 \ V - V_F - V_Z$ . In the case of using two diodes instead of one, diodes with half of the total required maximum reverse-voltage rating may be chosen.

Figure 25 OC (Overcurrent) Blocking Diodes and Threshold



#### **OC Pin Protection Resistor**


The freewheeling of flyback diodes connected across the IGBT/MOSFET can have large instantaneous forward voltage transients which greatly exceed the nominal forward voltage of the diode. This may result in a large negative voltage spike on the OC pin which will draw substantial current out of the driver if protection is not used. To limit this current to levels that will not damage the driver IC, a 1 k $\Omega$  resistor should be inserted in series with the D<sub>BLOCK</sub> diode.

#### **False Fault Prevention Diodes**

One of the situations that may cause the driver to generate a false fault signal is if the substrate diode of the driver becomes forward biased. This can happen if the reverse recovery spikes coming from the IGBT/MOSFET freewheeling diodes bring the OC pin below ground. Hence the OC pin voltage will be 'brought' above the threshold voltage. This negative going voltage spikes is typically generated by inductive loads or reverse recovery spikes of the IGBT/MOSFETs free-wheeling diodes. In order to prevent a false fault signal, it is highly recommended to connect a Zener diode and Schottky diode across the OC pin and  $V_S$  pin.

This circuit solution is shown in Figure 26. The Schottky diode will prevent the substrate diode of the gate driver optocoupler from being forward biased while the Zener diode (value around 10 V) is used to prevent any positive high transient voltage to affect the OC pin.


**Figure 26 False Fault Prevention Diodes** 



## **Supply and Ground Planes Layout and Loading Conditions**

At 5A rated high current switching, decoupling capacitor must be close to  $V_{DD}$  and  $V_{SS}$  pins. And due to the fast switching, large  $V_{DD}$  and  $V_{SS}$  planes are recommended to prevent noise by lowering the parasitic inductance. Without the  $V_{DD}$  and  $V_{SS}$  planes, it is recommended to connect total load bigger than 2nF during all applications or board testing to prevent output noise.

Figure 27 Recommended V<sub>DD2</sub> and V<sub>SS2</sub>, Supply and Ground Planes Layout



For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago Technologies and the A logo are trademarks of Avago Technologies in the United States and other countries. All other brand and product names may be trademarks of their respective companies.

Data subject to change. Copyright © 2016 Avago Technologies. All Rights Reserved. pub-005817 – August 29, 2016



