


# WNM3065

<http://www.omnivision-group.com/>


## Single N-Channel, 30V , 220A ,Power MOSFET

V <sub>DS</sub> (V)	Max. R <sub>DS(on)</sub> (mΩ)
30	1.3 @ V <sub>GS</sub> =10V
	1.8 @ V <sub>GS</sub> =4.5V



### Description


The WNM3065 is N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent R<sub>DS(ON)</sub> with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product WNM3065 is in compliance with RoHS.



Pin configuration (Top view)

### Features

- Trench Technology
- Super high density cell design
- Excellent ON resistance
- Extremely Low Threshold Voltage
- Package PDFN5X6-8L



3065 = Device Code  
 MS = Special Code  
 Y = Year  
 W = Week(A~z)

### Marking

### Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

### Order information

Device	Package	Shipping
WNM3065-8/TR	PDFN5X6-8L	3000/Tape&Reel

## Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit	
Drain-Source Voltage	$V_{DS}$	30	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$		
Continuous Drain Current	$I_D$	$T_C=25^\circ\text{C}$	220	A
		$T_C=100^\circ\text{C}$	178	A
Pulsed Drain Current <sup>c</sup>	$I_{DM}$	TBD	A	
Continuous Drain Current <sup>d</sup>	$I_{DSM}$	$T_A=25^\circ\text{C}$	60	A
		$T_A=70^\circ\text{C}$	48	
Avalanche Energy $L=0.3\text{mH}$	$E_{AS}$	346	mJ	
Power Dissipation <sup>b</sup>	$P_D$	$T_C=25^\circ\text{C}$	109	W
		$T_C=100^\circ\text{C}$	70	
Power Dissipation <sup>a,d</sup>	$P_{DSM}$	$T_A=25^\circ\text{C}$	8.1	W
		$T_A=70^\circ\text{C}$	5.2	
Operating Junction Temperature	$T_J$	-55 to 150	$^\circ\text{C}$	
Storage Temperature Range	$T_{STG}$	-55 to 150	$^\circ\text{C}$	

## Thermal resistance ratings

Single Operation					
Parameter	Symbol	Typical	Maximum	Unit	
Junction-to-Ambient Thermal Resistance <sup>a</sup>	$R_{\theta JA}$	$t \leq 10\text{ s}$	12.9	15.5	$^\circ\text{C/W}$
		Steady State	38.3	46.0	
Junction-to-Case Thermal Resistance	$R_{\theta JC}$	0.95	1.14		

### Note:


- a FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm<sup>2</sup> area).
- b The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial  $T_J = 25^\circ\text{C}$ , the maximum allowed junction temperature of  $150^\circ\text{C}$ .
- d The power dissipation  $P_D$  is based on Junction-to-Ambient thermal resistance  $R_{\theta JA}$   $t \leq 10\text{ s}$  value and the  $T_{J(MAX)}=150^\circ\text{C}$ .
- e The static characteristics are obtained using ~380us pulses, duty cycle ~1%.

**Electronics Characteristics (Ta=25°C, unless otherwise noted)**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250uA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V			1	uA
Gate-to-source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20V			±100	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250uA	1.2	1.6	2.2	V
Drain-to-source On-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A		1.0	1.3	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 15A		1.3	1.8	
<b>CHARGES, CAPACITANCES AND GATE RESISTANCE</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1MHz, V <sub>DS</sub> = 15 V		6618		pF
Output Capacitance	C <sub>OSS</sub>			1148		
Reverse Transfer Capacitance	C <sub>RSS</sub>			696		
Total Gate Charge(V <sub>GS</sub> = 10 V)	Q <sub>G(TOT)</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 20 A		125		nC
Total Gate Charge(V <sub>GS</sub> = 4.5 V)	Q <sub>G(TOT)</sub>			64		
Gate-to-Source Charge	Q <sub>GS</sub>			19		
Gate-to-Drain Charge	Q <sub>GD</sub>			25		
Gate Resistance	R <sub>g</sub>	f= 1MHz		4		Ω
<b>SWITCHING CHARACTERISTICS</b>						
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 20A, R <sub>G</sub> = 5Ω		TBD		ns
Rise Time	t <sub>r</sub>			TBD		
Turn-Off Delay Time	t <sub>d(OFF)</sub>			TBD		
Fall Time	t <sub>f</sub>			TBD		
<b>BODY DIODE CHARACTERISTICS</b>						
Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1A		0.65	1	V
Reverse Recovery Time	T <sub>rr</sub>	I <sub>F</sub> =20A, di/dt=100A/us		TBD		ns
Reverse Recovery Charge	Q <sub>rr</sub>				TBD	

PACKAGE OUTLINE DIMENSIONS

PDFN5X6-8L




RECOMMENDED LAND PATTERN (Unit:mm)


Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.90	1.00	1.10
b	0.35	0.40	0.45
c	0.21	0.25	0.34
D	-	-	5.10
D1	4.80	4.90	5.00
D2	3.91	4.01	4.11
e	1.27BSC		
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.375	3.475	3.575
H	0.55	0.65	0.75
K	1.29	-	-
L	0.55	0.65	0.75
L1	0.05	0.15	0.25
L2	-	-	0.12
P	1.00	1.10	1.20
θ	8°	-	12°

**TAPE AND REEL INFORMATION**


**Reel Dimensions**



**Tape Dimensions**



**Quadrant Assignments For PIN1 Orientation In Tape**



RD	Reel Dimension	<input type="checkbox"/> 7inch	<input checked="" type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input type="checkbox"/> 8mm	<input checked="" type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input type="checkbox"/> 4mm <input checked="" type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1	<input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4