# The Challenges of Physical Implementation for Advanced Technology

Miao Liu Product Engineering Group Director Cadence Design System, Inc.

### **Semiconductor Evolution**

Left Brain: Computation Right Brain:



High-perforCustom/ analog and analog

Mobile, Data Center Network Infrastructure Automotive, Industrial



© Cadence Design Systems, Inc. All rights reserved.

## Vertical markets – drivers of intelligence and devices



source: Gartner Semiconductor Forecast 2015 Q4

## Drivers of intelligence and devices



source: Gartner Semiconductor Forecast 2015 Q4

### cadence°





LNW = lateral nanowire, CFET = Complementary FET (n-on-p), VFET = Vertical FET (Nanowire), 6T = 6 Track Cells, 5T = 5 Track Standard Cells

### cadence°

### Revolutionizing the Digital Flow Innovation continues...





## **Differentiating Full-Flow Technologies**

### Cadence<sup>®</sup> Full-flow Digital Solution





### **Full-Flow Correlation and Ease-of-Use**

**Design Convergence** 

#### Integration, ECO, and avoidance

- Genus + Modus solutions:
   Physically aware test insertion
- Innovus + Tempus solutions:
   Physically aware timing ECO
- Innovus + Voltus solutions:
   Physically aware EMIR ECO fixing
- Tempus + Voltus solutions:
  - Variation-aware STA and power signoff
- Full digital and mixed-signal signoff:
   Tempus, Voltus, and Quantus<sup>™</sup> solutions, Cadence<sup>®</sup> Physical Verification Solution

Tight integration and correlation throughout the flow are critical to best PPA

#### © Cadence Design Systems, Inc. All rights reserved.

## cādence<sup>°</sup>

## **Full-Flow High Performance Design**



#### Cadence<sup>®</sup> Full-flow Digital Solution



Genus<sup>™</sup> Synthesis Solution, architecture-level PPA optimization

Globally focused datapath architecture selection

#### Innovus™ Implementation System, block-level PPA optimization

 New GigaPlace<sup>™</sup>, GigaOpt<sup>™</sup> powerdriven solutions, CCOpt<sup>™</sup> FlexH solution

#### Tempus™ Timing Signoff Solution, path-based PPA analysis and ECO

Reduced pessimism improves PPA





### cādence<sup>®</sup>

© Cadence Design Systems, Inc. All rights reserved.

# Full-Flow Massively Parallel Architecture

### Cadence® Full-Flow Digital Solution



### cādence°

Up to 10X

**TAT/Capacity Gain** 

## Genus Synthesis Solution Summary

Genus Solution and engines **Physical** Synthesis algorithms Innovus Unified Solution Place and Route





#### **Massively Parallel**

• Timing-driven distribution across multiple machines and CPUs

• Up to 5X faster turnaround time scaling to 10M+ instances

#### **Tightly Correlated**

- Unified routing, extraction, and delay calculation with Innovus<sup>™</sup> Implementation System
- Timing, wirelength, and congestion within 5%



#### **Architecture Level PPA**

- Globally focused datapath architecture selection
- Up to 10-20% reduction in datapath area and power



#### **RTL Designer Focus**

- Generate full timing and physical context for any subset of a design
- 2X fewer iterations between unit level and block level

## Cisco adopts Cadence Physical Synthesis Genus Eliminates Congestion

- Block Details:
  - Networking SoC
  - ~1M Instance block
  - MUX heavy
- Initial results:
  - 17.79% H
  - 15.67% V
  - Not Routeable!
- Using Physical Aware Structuring (PAS)
  - 0.09% H
  - 0.73% V
  - Routeable, met timing & area goals

## CDNLIVE

Initial Congestion Map:



## Stratus High-Level Synthesis (HLS)

- 10X productivity and IP reuse
  - Separates functionality from implementation
  - Re-targetable high-level IP
- 5X faster, better verification
  - Fast high-level simulation models
  - Consistent comprehensive verification platform

### 20% better quality of results

- Power/area/performance
- Beat hand-coded RTL results

### Broad applicability

- Can be utilized across an entire system-on-chip (SoC) design
- Addresses real-world challenges of ECO, low power, routing congestion, and IP reuse





### cādence<sup>®</sup>

### Stratus Case Study: Socionext First to market with HEVC/H.265 encoder via physically aware HLS

#### Challenge:

 Be first to market with 4K/p60 HEVC video encoder chip

#### Solution:

 Use TLM interface IP, architectural exploration, and physically aware HLS flow

#### **Results:**

- Identified and completely removed congestion for 79 modules via HLS
- For most congested modules
   35% area reduction and 69% net length reduction
- First silicon was successful



#### 4K/p60 HEVC Video Encoder Achieved First Silicon Success

The new device can perform real-time encoding with a single chip, enabling a dramatic reduction in the equipment's size and power consumption. The new device has only 1/20th the volume and 1/50th the power of a multiprocessor system, enhancing performance 1,000 times.

#### MB86M31 Features

- Real-time HEVC/p60 encoding of 1 channel x 4K (3840 x 2160) images
- Real-time HEVC/p60 encoding of 4 channels x full HD (1920 x 1080) images
- Input format: YUV 4:2:2 10bit progressive / interlace
- Original HEVC codec core (co-developed with Fujitsu Laboratories Ltd.)
- Package: FCBGA-1764 35mm x 35mm



#### © Cadence Design Systems, Inc. All rights reserved.

### cādence<sup>°</sup>

### Joules RTL Power Solution – RTL Power Analysis Within 15% of signoff and up to 20X faster time-based power







System-level power ~ 15 hours savings for 1ms activity window New Palladium DPA flow (15.2)

TB#2

#### Credible synthesis (Genus™ solution inside)

SDC and timing

Clock tree

P&R buffers

DFT CPF/UPF

# Multiple stimulus, customizable framing

Peak power frame identification

Aggregate SoC-level power using block-level activity

Connecting verification, implementation, and signoff

Apply RTL activity on netlist

Generate peak activity for signoff

#### Direct read of Palladium® PHY DB

Save time writing, reading switching activity files (VCD, SAIF, etc.)

Power profile for AnTuTu and other system-level tests



### Joules Solution is Fast and Accurate, and Finds Power Bugs CDNLive 2016 Silicon Valley – Best Paper Award – FED Track

24

#### Introducing the REX Neo architecture

Complete computing solution designed for 21<sup>st</sup> century realities



- 256 core MIMD Compute Chip
- 2D Mesh Network on Chip
- Software managed memory system
- Global Flat Address Space



© 2016 REX Computing

#### **System-level power analysis flow with Joules** *Cycle-based analysis with application software running*



- Not possible without Joules
  - No good way to determine activity factors without running software
- Flow instrumental in finding design/power issues exposed by application software
  - Wasted power scenarios detected

#### © 2016 REX Computing



# Joules RTL power is within 15% of signoff power *Fast, accurate and useful*



© Cadence Design Systems, Inc. All rights reserved.

### Modus Test Solution – Overview

#### Solution highlights

- Comprehensive manufacturing test offering for logic and embedded memory IP and stacked die 2.5/3D IC
- Single-pass logic synthesis, test insertion, and pattern generation, that is physically, clock, and power domain-aware
- Reduced cost of defect detection with higher quality test patterns, accurate silicon defect diagnostics, and volume analysis

#### Solution components

- Modus DFT Architect tightly integrated into Genus Synthesis Solution
- ✓ Modus DFT Architect Logic BIST
- ✓ Modus Advanced Memory BIST
- ✓ Modus Test True-Time ATPG
- Modus Diagnostics Precision and Volume
- ✓ Modus Hierarchical Test



#### © Cadence Design Systems, Inc. All rights reserved.

### cadence

## Modus Test Solution – 2D Elastic Innovation





#### © Cadence Design Systems, Inc. All rights reserved.

# Innovus<sup>™</sup> Implementation System Launched Two Year ago ...

cadence<sup>®</sup>

## Innovus 2015-2016



- Q4 2016: Record bookings quarter for Innovus.
- 7nm momentum continues to build. Over 40 customer interactions. Testchip projects at all major semiconductors companie

#### © Cadence Design Systems, Inc. All rights reserved.

## Innovus Adoption in DSP Block

Wireless, Datacenter and Mobile Chips 28 and moving to FinFET designs

#### Challenges

- Aggressive PPA targets
- Difficult to meet timing with Hierarchical Block closure
- Large number of Hard Macros

Design Details	
Design Size	3.7M
Technology	TSMC 28 HPC
Metal Scheme	7 routing layers
Hard Macros	135
Target Frequency	1.16 Ghz



### cādence®

### Graphics Processor Unit (GPU) Design Advanced node, highly-parallel



## Innovus 16.2 – Improved TAT with better PPA!

Releases prior to 16.2
– 30%~40% TAT for final 2~5% PPA



16.2/16.21

#### Full flow TAT and PPA improvements

*Upto 30% runtime improvement for best PPA flow.* 

*Improved PPA (setup and density) with the same runtime.* 

QoR improvement of Extreme flows will be available in Standard without impact to TAT

## Timing Convergence Based on 25 Designs (16nm and above)



© Cadence Design Systems, Inc. All rights reserved.

## Timing Convergence Based on 25 Designs (16nm and above)





## Innovus : 16.2/16.21 "Out-of-the-Box" Runtime & QoR Improvement



## Innovus Early Clock Optimization Flow

#### **Early Clock Flow**

<u>VS</u>

#### Place\_opt + CCOPT Flow

- 5% better TNS.
- Great improvement in congestion hot spot after CCOPT.
- 5~10% better clock area
- 5% better flow TAT



### cādence<sup>®</sup>

### **Tempus and Quantus Performance**





Significant performance and capacity gains on large designs with no accuracy loss

### Tempus ECO: Faster Signoff Closure Eliminates tapeout schedule risk

#### Tempus + Innovus Solutions

Unified algorithms, engines, datamodel, user interface





# **Useful Skew Improves Performance** Up to 100ps of slack improvement in some designs Area Reduction DRV/Setup/Hold Aware **Average density** reduction of 1.4% **Density reduction** (suite of 31 designs) Designs Clock skewing for setup timing closure Dummy cell insertion for hold fixing

I/O path logic preservation during leakage/area recovery

#### © Cadence Design Systems, Inc. All rights reserved.

## Signoff Transition Advantages



### Voltus Innovus Integration: Voltus ECO - faster power closure Eliminates tapeout schedule risk



© Cadence Design Systems, Inc. All rights reserved.

# Voltus:14nm Power Grid Optimization

### **Consumer electronics leader**

GPU design core 2.15M instances, frequency: ~1GHz Ultra low power 0.85V

#### **Design Needs:**

- Very dense power grid causes congestion/utilization issues
- Challenging to reduce power-mesh to free-up routing resources
- Need in-design power-strapping flow to fix local IR drop violations



#### © Cadence Design Systems, Inc. All rights reserved.

### cādence<sup>®</sup>

## Tempus 200+ tape-outs



SAN JOSE, Calif., 11 Jan 2016

Highlights:

- Solution becomes the most rapidly adopted signoff tool in Cadence history
- · Production deployment across mature process nodes and advanced FinFET nodes
- Customers experience 5-10X faster signoff timing closure and significant PPA gains

...could handle more than 50M cells quickly and efficiently...Tempus the right timing platform to address our signoff analysis and closure needs...expect continued success in taping out complex designs at 28nm and beyond.

## HITACHI

20/16/10nm



Tempus for all of our SoCs that enable **smart TV**, **set-top boxes and media connectivity**. Its **runtime performance**, **coupled with integration within Innovus**...allowed us to significantly reduce the time we spend in timing signoff and, ultimately, **time to market**.

...several successful tapeouts of our datacenter interconnect solutions... distributed multimode, multi-corner (MMMC) timing analysis & closure to get our products out the door and into the fab to meet our customers' aggressive schedules.



Successful design of **industry's first production 16nm FinFET SoC**... a network processor running at **speeds up to 2.6 GHz** ...employing 32 processor cores and a 64-bit architecture

As we move to more advanced process nodes, timing closure becomes more difficult...great to see Cadence taking on this challenge by offering **new technology designed to tackle tough design closure issues**.



XX Inphi

### cādence<sup>®</sup>



28nm

40nm & above

## Voltus/Voltus-Fi customer adoption

"Static and dynamic signoff power analysis for a design **~380M instances** at TSMC28nm.... 21hours total runtime on a 1TB machine with **32 CPUs**.... About **8X runtime improvement** over previous method with equivalent accuracy"



"We are teaming up early on with Cadence to validate the Voltus technology and we are **impressed by its performance gains**. This type of enhanced productivity is **invaluable** to help us meet our time-to-market goals."

"Phison improves **time-to-market by 40%** with Voltus-Fi ... delivered 3 Si-proven designs in 12 months .. Engineers have been able to find design weaknesses such as potential voltage drop and EM failures, **preventing** costly silicon re-spins.



**NVIDIA** 





### cādence<sup>®</sup>

## Cadence Digital Flow Market Leadership established @ 7nm



#### 2015

- Innovus/Genus Launched
- Best TAT and PPA
- Integrated Signoff
- Foundry qualified
- Rapid market adoption

#### 16nm -40-50% designs Innovus



#### 2016

- Gigaplace (Innovus)
- NanoRoute cut metal optimization
- Power Optimization (Genus/Innovus)
- Layer Aware Optimization
- Accurate SOCV and IR modelling (Tempus/Voltus)

#### 10nm ~70-80% designs using Innovus

#### 2017

- Architectural exploration
- Power aware Physical Synthesis
- Metal Trim Routing
- Via Pillars
- In-Design Timing and IR Signoff
- ~ Preferred flow for 7nm Testchips

#### Market Leadership established at Advanced nodes

#### © Cadence Design Systems, Inc. All rights reserved.

### cadence®

## Cadence Digital Solution : Unique full flow capabilities @ 7nm



Market Leadership @ 10nm. Extending to 7nm Massively Parallel architecture Can handles block capacity up to 10M instances Suited for next-gen FinFET technology

Power Convergence (Joules-Genus-Innovus-Voltus) Full-flow power optimization on next-gen FinFET Accurate and Convergent power Flow



Shared Engines Synthesis-Implementation-Signoff Enabling faster convergence

© Cadence Design Systems, Inc. All rights reserved.

### Advanced Packaging



Complex Digital



High Performance Mixed Signal





# Final Thoughts

### Human versus artificial brain

Human 10<sup>14</sup> neurons 100 meters/sec Natural evolution



Artificial 10<sup>8</sup> neurons Speed of light "Designable"

## SoC – the center of intelligence

# ... still 1,000,000X to go!

0

cadence°



# Cadence Commitment to innovation > 35% revenue invested in R&D



## Towards the intelligent future

## ENABLING SYSTEM DESIGN From Chip to End Product

sadenco.

© Cadence Design Systems, Inc. All rights reserved.





cādence

FORTUNE®

COMPANIES TO WORK FOR